

PATENT

5543-00301

"EXPRESS MAIL" MAILING LABEL NUMBER
EL726369724US

DATE OF DEPOSIT: FEBRUARY 15, 2001

I HEREBY CERTIFY THAT THIS PAPER OR FEE
IS BEING DEPOSITED WITH THE UNITED
STATES POSTAL SERVICE "EXPRESS MAIL
POST OFFICE TO ADDRESSEE" SERVICE UNDER
37 C.F.R. § 1.10 ON THE DATE INDICATED
ABOVE AND IS ADDRESSED TO THE
COMMISSIONER OF PATENTS AND
TRADEMARKS, WASHINGTON, D.C. 20231



Derrick Brown

**"SYSTEM AND METHOD FOR REDUCING THE SIZE
OF DATA DIFFERENCE REPRESENTATIONS"**

Inventor:

Stephen P. W. Draper

105720 08058250

Background of the Invention

1. Field of the Invention

The present invention generally relates to systems and methods for representing the differences between collections of data stored on computer media. More particularly, the present invention relates to systems and methods for transmitting updates to such data using a representation of the differences between the updated version and a previous version or versions.

2. Description of the Related Art

The need to distribute large quantities of electronic information, typically via computer networks, arises in many applications involving geographically distributed computer users. In many such cases the information distributed must be maintained in an up-to-date state at the destination(s). An important goal in the distribution of these updates is to reduce the amount of data which must be sent in order to make the update.

In many cases reduction in the data size of the updates is achieved by means of some form of 'differencing'. In such methods the sending computer system calculates the differences between the version of the data which the receiving computer system already has and the updated version it is desired to distribute. A representation of these differences is then transmitted to the receiving computer system which uses it together with the previous version which it already has to construct the updated version of the data.

Many existing methods for producing a difference representation are known. Examples are the UNIX 'diff' utility, and iOra Limited's Epsilon Technology (U.S. Patent Application Serial No. 09/476,723 filed on December 30, 1999). However, the known methods have a tendency to produce large representations of the differences between one version and an updated version with many common forms of non-textual data. Specifically, data types in which differences tend not to be localized within the data generally produce large difference representations. Important cases of such data types include the following categories:

- 1) Executable files. Typically small changes made to computer source code (e.g., in small problem fixes) result in non-localized changes to the executable file(s)

produced by building the source code. A major cause of this effect is that the insertion or modification of small regions of code or data variables will often cause unchanged data and sub-routines to be moved to different addresses throughout the executable. All references to such moved data or sub-routines then change
5 throughout the executable file image. The effect of this can be considerable.

- 2) Compressed files. Many data types are typically represented in compressed form so that they take up less space on hard drives and require less time for transmission over computer networks. Small changes to the uncompressed content of such files may then cause large and non-localized changes to the compressed form. Important
10 examples of these data types are the ZIP and CAB compression formats (often used in software distribution) and multimedia files such as images (e.g., GIFs and JPEGs, which are formats frequently used on web pages), sound files, or movies (e.g., MPEGs).

Accordingly, what is needed is a way to allow the efficient (in the sense that small
15 difference representations are produced) differencing of data types in which non-localized changes are a feature.

09785000-021501
T05T20-08053760

Summary of the Invention

The above limitations of previously known differencing methods are overcome by a system and method made in accordance with the principles of the present invention.

5 The method of the present invention includes the step of adding pre-processor elements which are applied to the data stream to be differenced prior to the use of one of the known differencing methods. These pre-processor elements may perform arbitrary translations upon the input data stream and split it into one or more separate output data streams subject to the constraint that said translated and split data streams can subsequently be recombined and (by addition of reverse translation) used to regenerate
10 the original input data stream. This recombination and reverse translation is accomplished by post-processor elements matched to the pre-processor elements used (as depicted in figures 7 and 10). In this manner the original input data stream comprising the updated version of the data to be differenced is split into a multiplicity of data streams. Each of this multiplicity of data streams may then be independently differenced
15 (using any of the known differencing methods) against the equivalent data stream from the previous version of the data.

By judicious choice of translation and parsing based on the data type of the data being differenced the non-localized changes in the input data stream may be converted into localized changes in a subset of the output data streams. The net result of this is that
20 the subset of output data streams no longer containing non-localized changes produce efficient (i.e., small) difference representations using the known differencing methods. In one embodiment, the difference representations of each of these streams are then packaged into a single stream or file for transmission over a computer network. The receiving computer then employs an unpackaging process to reconstruct the multiplicity
25 of difference representations which (using the known method) are used to recreate the multiplicity of translated data streams representing the updated data (as depicted in figure 11). Using the post-processor elements described previously the receiving computer is then able to reconstruct the original updated data (as in figure 10).

30 The choice of appropriate pre (and therefore matching post) processor elements is dependent on the type of data being differenced. Specific examples of pre and post

0978500-021501

processing elements for use with executable files and with compressed files are described.

These and other benefits and advantages of the present invention shall become apparent from the detailed description of the invention presented below in conjunction
5 with the figures accompanying the description.

09785080-021501
F05F20-0805860

Brief Description of the Drawings

A better understanding of the present invention may be obtained when the following detailed description of the preferred embodiment is considered in conjunction with the following drawings, in which:

5 Figure 1 is a network diagram of a wide area network which is suitable for implementing various embodiments;

 Figure 2 is an illustration of a typical computer system which is suitable for implementing various embodiments;

10 Figure 3A is a block diagram illustrating a generic present information differencing engine which is suitable for implementing various embodiments;

 Figure 3B is a block diagram illustrating a generic present information reconstructor which is suitable for implementing various embodiments;

 Figure 4A is a block diagram illustrating a generic stored information differencing engine which is suitable for implementing various embodiments;

15 Figure 4B is a block diagram illustrating a generic stored information reconstructor which is suitable for implementing various embodiments;

 Figure 4C is a block diagram illustrating a generic summarizer which is suitable for implementing various embodiments;

20 Figure 5 is a block diagram illustrating an individual pre-processing step used to enhance the efficiency of existing differencing methods which is suitable for implementing various embodiments;

 Figure 6 is a block diagram illustrating multiple pre-processing steps which may be combined to form a single composite pre-processing step of the same general form which is suitable for implementing various embodiments;

25 Figure 7 is a block diagram illustrating a combined pre-processing step used in conjunction with known differencing methods to produce an enhanced differencer which is suitable for implementing various embodiments;

30 Figure 8 is a block diagram illustrating an individual post-processing step used to enhance the efficiency of existing differencing methods which is suitable for implementing various embodiments;

Figure 9 is a block diagram illustrating multiple post-processing steps which may be combined to form a single composite post-processing step of the same general form which is suitable for implementing various embodiments;

Figure 10 is a block diagram illustrating a combined post-processing step used in conjunction with the reconstruction steps of known differencing methods to produce an enhanced reconstructor which is suitable for implementing various embodiments;

Figure 11 is a block diagram illustrating packaging and unpackaging processes used to facilitate transmission or storage of the difference representations which is suitable for implementing various embodiments;

Figure 12 is a block diagram illustrating a pre-processor specifically intended to handle executable format data according to one embodiment; and

Figure 13 is a flowchart illustrating a post-processor specifically intended to handle executable format data according to one embodiment.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.

Detailed Description of Several Embodiments

Figure 1: Wide Area Network

Figure 1 illustrates a wide area network (WAN) according to one embodiment. A WAN 102 is a network that spans a relatively large geographical area. The Internet is an example of a WAN 102. A WAN 102 typically includes a plurality of computer systems which are interconnected through one or more networks. Although one particular configuration is shown in Figure 1, the WAN 102 may include a variety of heterogeneous computer systems and networks which are interconnected in a variety of ways and which run a variety of software applications.

09785080-021501
FOUO

One or more local area networks (LANs) 104 may be coupled to the WAN 102. A LAN 104 is a network that spans a relatively small area. Typically, a LAN 104 is confined to a single building or group of buildings. Each node (i.e., individual computer system or device) on a LAN 104 preferably has its own CPU with which it executes programs, and each node is also able to access data and devices anywhere on the LAN 104. The LAN 104 thus allows many users to share devices (e.g., printers) as well as data stored on file servers. The LAN 104 may be characterized by any of a variety of types of topology (i.e., the geometric arrangement of devices on the network), of protocols (i.e., the rules and encoding specifications for sending data, and whether the network uses a peer-to-peer or client/server architecture), and of media (e.g., twisted-pair wire, coaxial cables, fiber optic cables, radio waves).

Each LAN 104 includes a plurality of interconnected computer systems and optionally one or more other devices: for example, one or more workstations 110a, one or more personal computers 112a, one or more laptop or notebook computer systems 114, one or more server computer systems 116, and one or more network printers 118. As illustrated in Figure 1, an example LAN 104 may include one of each of computer systems 110a, 112a, 114, and 116, and one printer 118. The LAN 104 may be coupled to other computer systems and/or other devices and/or other LANs 104 through the WAN 102.

One or more mainframe computer systems 120 may be coupled to the WAN 102. As shown, the mainframe 120 may be coupled to a storage device or file server 124 and mainframe terminals 122a, 122b, and 122c. The mainframe terminals 122a, 122b, and 122c may access data stored in the storage device or file server 124 coupled to or included in the mainframe computer system 120.

The WAN 102 may also include computer systems which are connected to the WAN 102 individually and not through a LAN 104: as illustrated, for purposes of example, a workstation 110b and a personal computer 112b. For example, the WAN 102 may include computer systems which are geographically remote and connected to each other through the Internet.

Figure 2: Typical Computer System

Figure 2 illustrates a typical computer system 150 which is suitable for implementing various embodiments of a system and method for reducing the size of data difference representations. Each computer system 150 typically includes components such as a CPU 152 with an associated memory medium such as floppy disks 160. The memory medium may store program instructions for computer programs, wherein the program instructions are executable by the CPU 152. The computer system 150 may further include a display device such as a monitor 154, an alphanumeric input device such as a keyboard 156, and a directional input device such as a mouse 158. The computer system 150 may be operable to execute the computer programs to implement reduction of the size of data difference representations as described herein.

The computer system 150 preferably includes a memory medium on which computer programs according to various embodiments may be stored. The term "memory medium" is intended to include an installation medium, e.g., a CD-ROM, or floppy disks 160, a computer system memory such as DRAM, SRAM, EDO RAM, Rambus RAM, etc., or a non-volatile memory such as a magnetic media, e.g., a hard drive, or optical storage. The memory medium may include other types of memory as well, or combinations thereof. In addition, the memory medium may be located in a first computer in which the programs are executed, or may be located in a second different computer which connects to the first computer over a network. In the latter instance, the second computer provides the program instructions to the first computer for execution. Also, the computer system 150 may take various forms, including a personal computer system, mainframe computer system, workstation, network appliance, Internet appliance, personal digital assistant (PDA), television system or other device. In general, the term "computer system" may be broadly defined to encompass any device having a processor which executes instructions from a memory medium.

The memory medium preferably stores a software program or programs for reducing the size of data difference representations as described herein. The software program(s) may be implemented in any of various ways, including procedure-based techniques, component-based techniques, and/or object-oriented techniques, among others. For example, the software program may be implemented using ActiveX controls, C++

objects, JavaBeans, Microsoft Foundation Classes (MFC), browser-based applications (e.g., Java applets), traditional programs, or other technologies or methodologies, as desired. A CPU, such as the host CPU 152, executing code and data from the memory medium includes a means for creating and executing the software program or programs according to the methods and/or block diagrams described below.

Figures 3A through 4C: Known differencing methods

In order to provide suitable terminology, known differencing methods are described in Figures 3A-3B and Figures 4A-4C. In general, known differencing methods fall into two broad categories: "present information differencing" and "stored information differencing". In present information differencing an updated version of the data (U) and a previous version of the data (P) are both present and accessible to the differencing process. In stored information differencing an updated version of the data (U) is available, together with stored summary information derived from a previous version of the data at some earlier time (P').

The UNIX utility "diff" is an example of a present information differencer. The Epsilon method (U.S. Patent Application Serial No. 09/476,723 filed on December 30, 1999) is an example of a stored information differencer. Typically, present information differencers are somewhat simpler but require both current versions and previous versions of the data to be held (precluding in-place updating and requiring up to twice the storage space as compared to stored information differencers). Stored information differencers, however, require a current version of the data and summary information derived from the previous version of the data to be kept. This summary information is typically much smaller than the previous version of the data itself.

As used herein a "generic differencer" refers to either a present information differencer or a stored information differencer, as appropriate. It is to be understood that what is meant by "previous version of the data" (i.e., P or P') is implied by the choice of known differencing method. That is, if the known differencing method used is the present information differencing method, then "previous version of the data" refers to the previous version of the data (P). Conversely, if the known differencing method used is

the stored information differencing method, then “previous version of the data” refers to summary information derived from the previous version of the data (P’).

Similarly, as used herein a “generic reconstructor” refers to either a present information reconstructor or a stored information reconstructor, as appropriate. It is to be understood that what is meant by “previous version of the data” (i.e., P or P’) is implied by the choice of known reconstructing method. That is, if the known reconstructing method used is the present information reconstructing method, then “previous version of the data” refers to the previous version of the data (P). Conversely, if the known reconstructing method used is the stored information reconstructing method, then “previous version of the data” refers to summary information derived from the previous version of the data (P’).

Note that a special case of a differencer is one that differences against NULL (i.e., the differences between an input data stream and nothing at all). Such a differencer may be referred to as a “NULL differencer”. When a NULL differencer produces a difference representation smaller than the original input stream then it acts as a compressor. NULL differencers are considered to be included in the generic differencers enhanced by an embodiment of the present invention. Consequently the present invention may also be seen as a means for improving the efficiency of known compression methods.

Figure 3A and 3B: Generic present information differencing engine and reconstructor

Figures 3A and 3B are block diagrams of embodiments of a generic present information differencing engine, and a generic present information reconstructor, respectively.

In Figure 3A, a present information differencing engine 302 compares an updated version of the data (U) and a previous version of the data (P) to construct a representation of the differences (R) between the previous version of the data (P) and the updated version of the data (U). In Figure 3B, a present information reconstructor 304 may then reconstruct the updated version of the data (U) from the difference representation (R) and the previous version of the data (P). The present information differencing engine 302 and the present information reconstructor 304 are not illustrated as being connected as they typically are employed at different times, or deployed on different computer systems.

The difference representation (R) is typically stored on computer storage media and/or transmitted over a computer network.

Figure 4A through 4C:

5 Generic stored information differencing engine, reconstructor, and summarizer

Figures 4A through 4C are block diagrams of embodiments of a generic stored information differencing engine, a generic stored information reconstructor, and a generic summarizer, respectively.

10 In Figure 4A, a stored information differencing engine 402 may use the summary information derived from the previous version of the data (P') in conjunction with an updated version of the data (U) to construct a difference representation (R). In Figure 4B, a stored information reconstructor 404 may then reconstruct the updated version of the data (U) from the difference representation (R) and the previous version of the data (P). In Figure 4C, a summarizer 406 may use a previous version of the data (P) to
15 construct summary information derived from the previous version of the data (P').

In most cases, the summarization performed in Figure 4C will take place when the previous version of the data (P) is distributed. That is, typically, an updated version of the data (U) is used to construct summary information derived from the updated version of the data (U'), in the same way that the derivation of (P') is shown in Figure 4C as
20 derived from (P). Upon subsequent updates, the old (P') is discarded, the old (U') becomes the new (P'), and a new (U') is derived from the new (U).

Figure 5: Individual pre-processing step

Figure 5 is a block diagram of an embodiment of an individual pre-processing
25 step used to enhance the efficiency of existing differencing methods. This individual pre-processing step may include the process of converting data into a form in which changes are statistically more likely to be localized than is the case in the original form. As used herein, "form" refers to a structure or a format of data.

The original form of the updated version of the data (U) may be examined by a
30 segmentor module 502. The updated version of the data (U) may also be referred to as an incoming data stream (U). The segmentor module 502 may then break the incoming data

stream (U) into a sequence of substream segments (S) by communicating demarcation points (i.e., segmentation boundaries) to a pre-processor type determination module 504. Typically these segmentation boundaries will be chosen to represent logical demarcation points in the semantics of the incoming data stream (U). For example, if (U) represents the data from the files in a filesystem directory then a logical choice of demarcation point would be file boundaries. Each segment (S) may then be examined by the pre-processor type determination module 504. The pre-processor type determination module 504 may then use known methods to determine the type of data involved (e.g., a system in which the data is a Microsoft Windows file might determine type by examining the extension of the associated filename; alternatively, examination of a sample of the data may determine the type). Typically the actual instantiations of the segmentor module 502 and the pre-processor type determination module 504 for any particular embodiment will be mutually dependent and the segmentor module 502 will also communicate logical information about the segments (S) it identifies to the pre-processor type determination module 504 (e.g., names of the individual files represented by each segment). The pre-processor type determination module 504 may then assign a pre-processor module 510 to perform processing by instructing the pre-processor multiplexor 508 to route each segment (S) to a selected pre-processor module 510. In one embodiment, this selection of pre-processor module 510 may be based upon a simple table relating segment types to pre-processor modules in a deterministic fashion, the table may be constructed dynamically by a registration process in which additional pre-processor modules may be registered against segment types when the system is initialized. However, other selection mechanisms not featuring dynamic registration may also be used. The pre-processor type determination module 504 may also inform the segment type recorder 506 of the selections it has made. The segment type recorder 506 may then construct data stream (P₀) encoding the selection in a manner which allows the selection to be later determined by examination of data stream (P₀).

Based on the selection provided by the pre-processor type determination module 504, the pre-processor multiplexor 508 may route each segment of the incoming data (S) to a selected pre-processor module (i.e., one pre-processor module out of the many pre-processor modules diagrammed as 510). This data flow is labeled as S* (the * notation

as used throughout these diagrams indicates that the data is an unchanged copy of the same flow without the *). Thus S* is simply a copy of S.

The selected pre-processor module 510 may then perform arbitrary reversible transformations and splittings on the data to construct one or more transformed data streams $P_1..P_n$ ($n \geq 1$). A constraint on this process may be that there exists a deterministic reverse process capable of taking $P_1..P_n$ and reconstructing (U) (see Figure 8). In any given instantiation of this diagram, n may be a fixed integer, greater than or equal to 1 for all pre-processor modules that may be selected. This may ensure that, regardless of the selected module, n output streams may result, thus providing a fixed data interface for subsequent processing. Of course any individual pre-processor module may choose to utilize only a subset of these output streams (simply not producing any output on the other output streams).

Pre-processor example #1: Database record parsing:

Suppose that the original form of the input data (U) is a database table representing goods and prices, and that the database table is represented in the data stream in row-major order. That is, the database table consists of a sequence of the form:

GOODS DETAILS #1, PRICE #1, RECORD SEPARATOR
GOODS DETAILS #2, PRICE #2, RECORD SEPARATOR
...
GOODS DETAILS #n, PRICE #n, RECORD SEPARATOR

An appropriate choice of parser for this data type may be one which parses the data into two streams representing the two fields of the records. Thus P_1 would be the sequence:

GOODS DETAILS #1, RECORD SEPARATOR
GOODS DETAILS #2, RECORD SEPARATOR
...
GOODS DETAILS #n, RECORD SEPARATOR

and P_2 the sequence:

PRICE #1, RECORD SEPARATOR

PRICE #2, RECORD SEPARATOR

...

PRICE #n, RECORD SEPARATOR

As a common update to this database may be price changes, (i.e., price is statistically
5 likely to be more volatile than description for this example) it follows that such changes
are localized to the data in stream P_2 , with P_1 being unchanged. With known differencing
methods being applied to each of P_1 and P_2 separately, the size of the sum of the resulting
difference representations may be significantly less than the size of the difference
representation obtained by applying the same known differencing method to the original
10 form of the input data (U).

Pre-processor example #2: Decompression of compressed data:

Suppose the input data flow (U) is the content of a compressed file using the well
known ZIP data compression format frequently encountered on personal computer
15 systems. An appropriate choice of pre-processor for ZIP format data is a ZIP
decompressor which takes the compressed file and transforms it into the uncompressed
data it represents. To see why this achieves the goal of transforming non-localized
changes into localized changes consider the case of a ZIP file containing a collection of
text files. Suppose now that the updated version of the ZIP file contains the same text
20 files, one of which has been modified. Because of the effects of compression this
modification causes rippling changes to the entire compressed ZIP file, resulting in most
of the compressed data changing relative to the original version. However, when an
appropriate pre-processor is applied, the changes within the data may be localized to the
single changed file, and furthermore only to a region of the single changed file. Such a
25 data stream (with its localized changes) may then provide greatly enhanced differencing
performance. One embodiment of a pre-processing method for use with executable
content is described in Figure 12.

In one embodiment, an identity-pre-processor (i.e., a pre-processor which simply
constructs one output stream identical to its input: P_1 being the only output and being a
30 copy of S^*) may be included in the set of selectable pre-processor modules 510. The

09785030-021501

identity-pre-processor would typically be used when no specific pre-processor mapping is registered for the determined data type.

Multiple pre-processor modules 510 may be combined to construct a single logical composite pre-processor module. Modules may also be referred to as steps or stages. Typically a single logical composite pre-processor module is useful where multiple encoding techniques are involved with the data to be differenced. Such cases occur frequently and a simple example would be a compressed executable file. Such a file would benefit from the use of pre-processor steps both to decompress the file and to identify logically unchanged patterns in the instruction stream. This process is abstractly illustrated in Figure 6.

Figure 6: Composite pre-processing step

Figure 6 is a block diagram of an embodiment of a composite pre-processing step. The composite pre-processing step in this example is made up of three stages: a pre-processor stage 1 (601), a pre-processor stage 2 (602), and a pre-processor rename streams stage (603).

The original form of the updated version of the data (U) may be processed by the pre-processor stage 1 (601), resulting in transformed data streams $P_0..P_n$. The pre-processor stage 2 (602) is shown as acting upon transformed data stream P_1 only. It is noted that the pre-processor stage 2 (602) may just as easily act upon any or all of the transformed data streams $P_0..P_n$ output from the pre-processor stage 1 (601). Additional pre-processor stages (i.e., a pre-processor stage 3, a pre-processor stage 4, etc.) may also be added in any instantiation or embodiment. Each additional pre-processor stage may act upon any or all of the transformed data streams of previous pre-processor stages. Similarly, further stages may be composited onto the resulting combined stage to an arbitrary degree. For any given instantiation the composition architecture (i.e., the number of stages on any given path) will normally be fixed. Consequently the number and semantics of the output streams may be fixed and deterministic for any given implementation. The processing performed by the pre-processor stage 2 (602) upon transformed data stream P_1 may result in transformed data streams $P_{1,0}..P_{1,m}$. The input to the pre-processor rename streams stage (603) may be transformed data streams $P_0, P_{2..P_n}$,

directly from the pre-processor stage 1 (601), along with transformed data streams $P_{1,0}..P_{1,m}$, directly from the pre-processor stage 2 (602). It is noted that transformed data stream P_1 is not an input to the pre-processor rename streams stage (603). The output of the pre-processor rename streams stage (603) may be transformed data streams

5 $Q_0..Q_{n+m+1}$.

Figure 7: Enhanced differencer

Figure 7 is a block diagram of an embodiment of a composite pre-processing step (i.e., as described in Figure 6) combined with generic differencers for the purpose of constructing an enhanced differencer. The composite pre-processing steps of Figure 6 are noted as one step in this example: a composite pre-processor 701.

10

The original form of the updated version of the data (U) may be processed by the composite pre-processor 701, resulting in transformed data streams $Q_0..Q_{n+m+1}$. Each output stream $Q_0..Q_{n+m+1}$ may then be subject to differencing using any known generic differencing method 702, resulting in transformed data streams $Q_0'..Q_{n+m+1}'$. As discussed earlier, the known generic differencing method 702 may compare the previous version of each data stream with the current output streams $Q_0..Q_{n+m+1}$. It is noted that it is not necessary to use the same known generic differencing method 702 on each output data stream Q_i provided that there is a deterministic mapping of differencing method to output data stream (to allow reassembling as described in Figure 10). Typical embodiments may use an identity differencer in box 702 upon output data stream Q_0 along with other differencers upon the other output data streams. The identity differencer ignores the previous version of the data entirely and simply outputs the updated data in full, such that $Q_i' = Q_i$.

15

20

Figure 8: Individual post-processing step

Figure 8 is a block diagram of an embodiment of an individual post-processing step. This individual post-processing step may invert the transformations made by the matching pre-processor step described in Figure 5.

Post-processor type determination module 804 may interpret the type information recorded in data stream P_0 and may use this type information to instruct the post-

25

30

processor multiplexor 808 to select the post-processor module 810 which corresponds to the pre-processor module 510 selected during difference representation construction (see Figure 5). The post-processor modules 810 may implement methods which invert the transformations of the corresponding pre-processor modules 510 used during construction of data streams $P_1..P_n$, resulting in the sequence of substream segments (S). The desegmentor module 812 may then use the sequence of substream segments (S) to reassemble the original incoming data stream (U).

Post-processor example #1 (database record parsing) may reassemble data stream (U) by reading one record from P_1 and one from P_2 and then inserting the price information from the P_2 record into the P_1 record following the goods details information. Similarly, post-processor example #2 (decompression of compressed data) may compress the uncompressed stream, P_1 , back into ZIP format (U). A particular post-processing method for use with executable content is described in Figure 13.

Figure 9: Composite post-processing step

Figure 9 is a block diagram of an embodiment of a composite post-processing step. The composite post-processing step in this example is made up of three stages: a post-processor rename streams stage (903), a post-processor stage 1 (901), and a post-processor stage 2 (902). This composite post-processing step may invert the transformations made by the matching pre-processor step described in Figure 6.

The transformed data streams $Q_0..Q_{n+m+1}$ may be processed by the post-processor rename streams stage (903), resulting in transformed data streams $P_0,P_{1,0}..P_{1,m},P_2..P_n$. The post-processor stage 1 (901) is shown as acting upon transformed data streams $P_{1,0}..P_{1,m}$ only. It is noted that the post-processor stage 1 (901) may just as easily act upon any or all of the transformed data streams $P_0,P_2..P_n$ output from the post-processor rename streams stage (903). Additional post-processor stages (i.e., a post-processor stage 3, a post-processor stage 4, etc.) may also be added in any instantiation or embodiment. Each additional post-processor stage may act upon any or all of the transformed data streams of previous post-processor stages. Similarly, further stages may be composited onto the resulting combined stage to an arbitrary degree. For any given instantiation the composition architecture (i.e., the number of stages on any given path) will normally be

fixed. Consequently the number and semantics of the output streams may be fixed and deterministic for any given implementation. The input to the post-processor stage 2 (902) may be transformed data streams $P_0, P_2..P_n$, directly from the post-processor rename streams stage (903), along with transformed data stream P_1 , directly from the post-processor stage 1 (901). It is noted that transformed data streams $P_{1,0}..P_{1,m}$ are not inputs to the post-processor stage 2 (902). The processing performed by the post-processor stage 2 (902) upon transformed data streams $P_0..P_n$ may result in the original form of the updated version of the data (U).

10 Figure 10: Enhanced reconstructor

Figure 10 is a block diagram of an embodiment of a composite post-processing step (i.e., as described in Figure 9) combined with generic reconstructors associated with the known differencing methods of Figure 7 to produce an enhanced reconstructor. The composite post-processing steps of Figure 9 are noted as one step in this example: a composite post-processor 1001. This process, described in Figure 10, may invert the process described in Figure 7, thus converting the Q_i' data streams back to the original form of the updated version of the data (U).

The transformed data streams $Q_0'..Q_{n+m+1}'$ may be subject to reconstructing using any known generic reconstructing method 1002, resulting in transformed data streams $Q_0..Q_{n+m+1}$. As discussed earlier, the known generic reconstructing method 1002 may compare the previous version of the data streams with the current transformed data streams $Q_0'..Q_{n+m+1}'$. Each output stream $Q_0..Q_{n+m+1}$ may then be passed to the composite post-processor 1001, resulting in the original form of the updated version of the data (U). It is noted that it is not necessary to use the same known generic reconstructing method in box 1002 on each output data stream Q_i' provided that there is a deterministic mapping of differencing method to output data stream to allow reassembling. Typical embodiments may use an identity reconstructor in box 1002 upon data stream Q_0' along with other reconstructors upon the other data streams. The identity reconstructor ignores the previous version of the data entirely and simply outputs the updated data in full, such that $Q_i' = Q_i$.

Figure 11: Packaging and unpacking processes

Figure 11 is a block diagram illustrating an embodiment of a packaging process and an unpacking process which may be used to facilitate transmission or storage of the difference representations, $Q_0'..Q_n'$.

5 The individual data streams $Q_0'..Q_n'$ may be packaged into a single data stream (R) by a known method (e.g., length-encoded concatenation) by a packaging module 1102. In one embodiment, the single data stream (R) may then be compressed by a known compression method (e.g., ZIP) by a compressor module 1104. The resulting data stream (R') may then be stored or transmitted by means of a computer network 1110.

10 This process facilitates efficient transmission and storage of difference representations.

When (or where) the original form of the updated version of the data (U) is to be reconstructed an inverse process may proceed as follows: an uncompressor module 1106 may use a known decompression method associated with the known compression method used by the compressor module 1104 to decompress the data stream (R') to reconstruct the single data stream (R). An unpacking module 1108 may then split the single data stream (R) into individual data streams $Q_0'..Q_n'$ by inverting the known method employed by the packaging module 1102. The individual data streams $Q_0'..Q_n'$ may then be used as input to the reconstruction process described in Figure 10.

20 Figure 12: Executable format example: pre-processor

Figure 12 is a block diagram illustrating an embodiment of a pre-processor specifically intended to enhance the differencing process for executable format data (e.g., Wintel program files).

25 The function of the pre-processor is to separate the volatile elements of the incoming data stream (e.g., linkage offsets and variable addresses that are likely to change when otherwise localized changes are made to the source file; when the source file is "built" (i.e., compiled), the output of the build process is the executable in question) from the non-volatile elements (e.g., the pattern of instructions that make up the code in the source file, stripped of the target address components).

30 Instruction scanner 1202 may buffer the input data stream (S^*) and may scan the input data stream (S^*) for data representing sequences of instructions in the associated

format. Examples of formats include: Intel machine instruction sequences in the case of a Wintel executable file, Java bytecode, as well as other physical machine architectures, and other virtual machine architectures. Sequences that the instruction scanner 1202 determines do not represent instruction sequences may be output to the pattern mismatch buffer 1206. The instruction scanner 1202 may output identified instruction sequences to the instruction parser 1204, together with control information relating the provided instruction sequence to its start position within the input data stream (S*). The symbol for the "end of input" may be treated as a zero-length instruction sequence and processed by the instruction parser 1204 accordingly. This process may ensure correct flushing of the output stream via the processes that the instruction parser 1204 goes through when processing an instruction sequence.

Instruction parser 1204 may parse each instruction in the sequence in turn. For each possible instruction within the instruction code of the targeted machine architecture (e.g., Intel x86 or its descendants) a pattern template may determine which bytes comprising the instruction are to be considered "volatile" and which are to be considered "non-volatile". In one embodiment, op-codes, op-code modifiers, and immediate operands may be considered "non-volatile" while address operands or offset operands (e.g., absolute addresses, relative offsets, jump targets, branch relative offsets) may be considered "volatile". For example, the instruction:

MOV EAX, [DWORD <address>] is represented by the byte sequence:
8B 05 XX XX XX XX where XX XX XX XX is the hex encoding of <address>.

The pattern template for this instruction may be:

N N V V V V where N indicates a non-volatile byte and V a volatile byte.

The instruction parser 1204 may then output the non-volatile bytes on the pattern data stream P₁ and the volatile bytes on the mismatch data stream M. It is noted that the mismatch data stream M passes through the mismatch buffer 1206 to the mismatch data stream P₂, as described below.

The instruction parser 1204 may also emit a pseudo op-code demarking the boundary between non-contiguous (in the input stream) instruction sequences. This pseudo op-code may be emitted prior to the start of the second instruction sequence (of the two under consideration). It is noted that the pseudo op-code may be drawn from the

set of illegal op-codes for the target machine architecture, so as to make it distinguishable from other legal op-code sequences that may occur in the pattern stream. When generating this pseudo op-code the instruction parser 1204 may also instruct the mismatch buffer 1206 to flush its buffered non-instruction sequence (if any) preceded by the length of that non-instruction sequence (i.e., a length encoded sequence) on the mismatch data stream P_2 . If there is no such buffered non-instruction data, then no output may be appended to the mismatch data stream P_2 . That is, a length-encoding of 0 may not be emitted if there is no buffered non-instruction data present.

One function of the mismatch buffer 1206 may be to ensure the correct interleaving of non-instruction data and instruction data. This function may be accomplished by the mismatch buffer 1206 responding to flush requests from the instruction parser 1204, as described above. In particular, the mismatch buffer 1206 may buffer all non-instruction data up until the start of the following instruction sequence is identified (or end of input occurs). At this point, the mismatch buffer 1206 may interleave data as follows: (1) any buffered non-instruction data in length-encoded form (i.e., the mismatch data stream M) and (2) instruction data passed to the mismatch buffer 1204 for the identified sequence by the instruction parser 1204. This interleaving may guarantee that the length of any non-instruction sequence precedes that non-instruction sequence section and may allow the start of the following instruction information to be identified.

One constraint that may be placed on the instruction parser 1204 is that all bytes necessary to determine the form of the instruction (e.g., op-code and some op-code modifiers for the Intel x86 instruction set) are considered non-volatile. This constraint may ensure that the non-volatile bytes for a particular instruction, which are known as the instruction pattern, may uniquely identify a particular instruction pattern template.

Together the pseudo op-code interleaving and the constraint described above may ensure that the pattern data stream P_1 is able to be parsed by an inverting post-processor (shown in Figure 13) in a deterministic fashion, drawing on the mismatch buffer 1206 only in response to the parsing of the pattern data stream P_1 .

Figure 13: Executable format example: post-processor

Figure 13 is a flowchart illustrating an embodiment of a post-processor corresponding to the pre-processor of Figure 12.

In step 1302, bytes may be consumed from the pattern data stream P_1^* until a complete instruction pattern has been read. In step 1304, this instruction pattern may be compared against the pattern for the start-of-sequence pseudo-instruction. If the instruction pattern is the start-of-sequence pseudo-instruction, then step 1306 may be processed; otherwise, step 1310 may be processed. In step 1306, the length of the preceding non-instruction sequence may be read from the mismatch data stream P_2^* . In step 1308, the number of bytes indicated by the length (read in step 1306) may then be consumed from the mismatch data stream P_2^* and these bytes may then be output to the output data stream (S^*). Following step 1308, processing may loop back to step 1302, where another instruction pattern may be read.

In step 1310, the instruction pattern template corresponding to the instruction pattern may be determined. In step 1312, the volatile bytes in the instruction pattern template may then be filled in by reading bytes from the mismatch data stream P_2^* . In step 1314, the non-volatile bytes from the instruction pattern template may then be read from the instruction pattern template. In step 1316, the resulting complete instruction may then be emitted on the output data stream (S^*). Following step 1316, processing may loop back to step 1302, where another instruction pattern may be read.

One benefit of this process is that, as mentioned earlier, non-localized changes in the input data stream may be localized in the output data streams. In the example described in Figures 12 and 13, almost all change is confined to the mismatch data stream. This localization of changes may result in very efficient differencing of the pattern stream and therefore improved overall differencing efficiency.

Another benefit of this process is that by removing the vagaries of the particular operands being used in higher level programming structures (e.g., subroutine entry, looping control structures, etc.) in the pattern stream, recurring sequences that correspond to compiler idioms for these higher-level structures may emerge. Because these sequences recur frequently, additional compression may be achieved when the resulting stream is later compressed with known compression algorithms (e.g., in the packaging

process described in Figure 11). Combining efficient data difference representation with compression (i.e., differencing against NULL, as previously mentioned), may significantly increase the effectiveness of the known compression mechanism on executable data types.

- 5 Although the system and method of the present invention have been described in connection with several embodiments, the invention is not intended to be limited to the specific forms set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents as may be reasonably included within the spirit and scope of the invention as defined by the appended claims.

09735080-021501
FOST20-08053260